a low-power and low-energy 1-bit full adder cell using 32nm cnfet technology node
Authors
abstract
full adder cell is often placed in the critical path of other circuits. therefore it plays an important role in determining the entire performance of digital system. moreover, portable electronic systems rely on battery and low-power design is another concern. in conclusion it is a vital task to design high-performance and low-power full adder cells. since delay opposes against power consumption, we focus on power-delay product (pdp) as a figure of merit. in this paper using carbon nanotube field-effect transistors (cnfets) a novel low power and low pdp 1-bit full adder cell is proposed. the novel cell is based on capacitive threshold logic (ctl) and to strengthen its internal signals transmission gates (tgs) are applied. using both ctl and tg techniques lead to achieving low power consumption full adder cell. intensive simulations with 32nm technology node using synopsys hspice with regard to different power supplies, temperatures, output loads, and operating frequencies are performed. all simulations confirm the superiority of the proposed cell compared to other state-of-the-art cells.
similar resources
Symmetrical, Low-Power, and High-Speed 1-Bit Full Adder Cells Using 32nm Carbon Nanotube Field-effect Transistors Technology (TECHNICAL NOTE)
Carbon nanotube field-effect transistors (CNFETs) are a promising candidate to replace conventional metal oxide field-effect transistors (MOSFETs) in the time to come. They have considerable characteristics such as low power consumption and high switching speed. Full adder cell is the main part of the most digital systems as it is building block of subtracter, multiplier, compressor, and other ...
full textUltra Low Power 1-Bit Full Adder
In this paper we propose a new 9 transistor 1-bit full adder. The proposed circuit performs efficiently in subthreshold region to employ in ultra low power applications. The main design objective for this new circuit is low power consumption and full voltage swing at a low supply voltage. The proposed cell also remarkably improves the power consumption, power delay product and has better noise ...
full textErratum to: A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology
full text
A Novel Low-Power Low-Voltage CMOS 1-Bit Full Adder Cell with the GDI Technique
The power-delay product is a direct measurement of the energy expanded per operational cycle of an arithmetic circuit. Lowering the supply voltage of the full adder cell to achieve low power-delay product is a sensible approach to improve the power efficiency at sustainable speed of arithmetic circuits composed of such instances at high level design. In this paper, a novel design of a low power...
full textEnergy Efficient 1-Bit Full Adder Cells for Low Voltage
We present eight new designs for 1-bit full adder cell featuring hybrid CMOS logic style. These designs are based on a novel XOR-XNOR circuit that simultaneously produces XOR and XNOR full-swing outputs and outperforms its best counterpart showing 39% improvement in PDP. The new full-adder designs are also categorized in three main categories depending upon the implementation of the logic expre...
full textnew cnfet- based full adder cells for low- power and low- voltage applications
scaling challenges and limitations of conventional silicon transistors have led the designers to apply novel nano-technologies. one of the most promising and possible nano-technologies is cnt (carbon nanotube) based transistors. cnfet have emerged as the more practicable and promising alternative device compared to the other nanotechnologies. this technology has higher efficiency compared to t...
full textMy Resources
Save resource for easier access later
Journal title:
journal of advances in computer researchجلد ۷، شماره ۲، صفحات ۱۱۵-۱۲۵
Hosted on Doprax cloud platform doprax.com
copyright © 2015-2023